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Abstract—This paper investigates the phase noise in LC
oscillators with NMOS cross-coupled pair by means of a linear
analysis. The latter includes the impact of noise sources that
are often neglected, such as gate leakage shot noise, induced
gate noise and all terminal access resistances noise. Despite not
considering up-conversion of flicker noise, this linear analysis
still provides reliable and useful results, demonstrated by means
of a detailed comparison between the analytical description and
simulations results from a 40 nm and a 28 nm CMOS technology.
Index Terms—LC oscillators, phase noise, linear analysis,
inversion coefficient
I. INTRODUCTION
The typical architecture of transceivers used in radios relies
on frequency synthesizers for generating accurate and low-noise
carriers, which are used to up- and down-convert the base-band
signal carrying data. Voltage-Controlled-Oscillators (VCO) are
one of the key building blocks of frequency synthesizers and
they are usually classified in two families: harmonic (i.e. LC-
based) and relaxation oscillators (i.e. ring-based). The former
category includes the oscillators which are more suited for
the aforementioned purpose, since they embed an LC tank to
select the target frequency. As a consequence, the output is
an almost perfect sinusoid and its phase noise performance is
pretty good, compared to the more noisy square wave produced
by a ring-oscillator. However, the better output signal quality
comes at the price of a larger power consumption.
As a matter of fact, due to technology scaling, the impact of
parasitic resistances has increased. Indeed, even if the metallic
gate has become a process option for most recent technology
nodes (e.g. 28 nm technology), the gate resistance measured
on these devices is still relevant and even greater than in
older nodes [1] [2]. Moreover, the gate leakage shot noise
contribution has increased mainly due to the shrinking of the
gate oxide thickness, although the inclusion of high-k dielectric
materials in latest nodes should attenuate this effect.
An analytical derivation of phase noise is carried out
including all noise sources, highlighting the transfer function
of each of them to the output. The complete expressions come
also in a simplified form, in order to provide an insight into
possible strategies for noise optimization.
The paper is organized as follows. In Section II the
description of the circuit and of the transistor model with
the noise sources is carried out. Section III details the analysis
showing a comparison between analytical and simulated results,
followed by conclusions.
II. EQUIVALENT NOISE MODEL
A. Description of the circuit
Fig. 1 shows the schematic of the analyzed LC oscillator, i.e.
a Class-B oscillator with an NMOS cross-coupled pair only,
one of the best-known and widely employed topologies [3].
When the single-ended oscillation amplitude is lower than the
supply voltage VDD (theoretical limit), the oscillator operates
in the so-called “current limited” regime. In this condition,
the output differential voltage amplitude Adiff is set by the
nonlinear characteristic of the active transistors.
The bias current is steered from one branch to the other
once per period, when the respective transistors are active: the
larger the amplitude, the harder the current is steered. When
the amplitude reaches VDD, it remains almost constant even if
the bias current is increased further, making the oscillator to
work in the so-called “voltage limited” regime [4].
Phase noise is the random phase quantity which perturbs
the oscillation and shifts the output waveform zero-crossings
with respect to the ideal values, corresponding to the integer
multiples of the nominal period. It originates from the various
noise sources in the circuit. In frequency domain, the phase
noise manifests itself as a broadening of the output signal
spectrum, ideally represented by a single tone at the nominal
frequency. Oscillator phase noise has been studied for decades
by means of several different methods and techniques. The
main approaches are the linear time-invariant analysis [5] [6]
and the linear time-variant analysis [7]. The former consists
in representing the circuit with its small-signal equivalent and
transferring the contribution of each noise source to the output,
which is then converted from voltage noise to phase noise.
The latter takes into account the instant in which the noise is
injected throughout the oscillation period. As a consequence,
the Impulse Sensitivity Function (ISF) is derived looking at
the effect produced by such an injection. At the end, the
output phase is computed by the convolution of each noise
source with its own ISF. This method allows to include the
contribution from noise sources at frequencies different from
the oscillation frequency since they get up- or down-converted.
Nevertheless, the improved accuracy comes at the price of
increased complexity. For this reason, the first method still
provides a reliable tool for a quicker evaluation of an oscillator
phase noise performance in the 1/(∆ω)2 region, as it is
explained in Section III-A.
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Fig. 1. LC oscillator schematic
B. Description of the transistor model
In this work, the two transistors M1 and M2 in Fig. 1 are
replaced by their quasi-static (QS) RF small-signal equivalent
circuit in saturation with their noise sources, fully described
in [1] [8] [9]. The complete RF model includes: the gate
and the bulk resistances, RG and RB, the source/drain access
resistances, RS and RD, the parasitic capacitances between
gate and source, CGS, gate and drain, CGD, gate and bulk,
CGB, source and bulk, CBS, drain and bulk, CDB. All the
capacitances include both extrinsic and intrinsic contributions.
Nevertheless, when the operating frequency is in the GHz range,
the extrinsic part of the capacitanes dominates. The extrinsic
components of CGS, CGD and CGB consist of overlap and
fringing capacitances, while those of CBS and CDB are junction
capacitances. Finally, Im1(2) = Gm(∆VGi1(2)−∆VBi1(2)) and
Ims1(2) = −Gms∆VBi1(2), where Gm is the gate transcon-
ductance, Gms is the source transconductance and Gds is
the output conductance of the cross-coupled transistors. In
saturation region, Gms = nGm where n is the slope factor [9].
C. Description of the noise sources
In Fig. 2 the studied noise current sources are reported.
InD1(2) represents the thermal noise generated in the transistor
channel, while InRB1(2) and InRG1(2) model the parasitic resis-
tances thermal noise. As described in [9], at high frequencies
the charge fluctuations within the channel are coupled to the
gate terminal through the gate-oxide capacitance. The resulting
noise current is called “induced gate noise” and it is modeled
by the noise source InG. Moreover, since this noise shares
the origin with the channel thermal noise, they are partially
correlated [10].
Finally, the noise originated by the gate leakage current due
to carrier tunneling through the oxide is represented by the
two sources InlS and InlD. In fact, the gate tunneling current
is partitioned between source and drain. Since these leakage
currents are due to barrier control processes, they give rise
to shot noise, which features a white Power Spectral Density
(PSD).
The list of the unilateral PSDs of all the previously described
noise sources follows:
SInD = 4 k T γnDGm (1)
SInRG(B) = 4 k T/RG(B) (2)
SInG = 4 k T βnG (ωCGS)
2/Gm (3)
InG · I∗nD = j cg 4 k T
√
γnD βnG (4)
I∗nG · InD = −j cg 4 k T
√
γnD βnG (5)
SInlS(D) = 2 q IlS(D) (6)
where k is the Boltzmann constant, T is the temperature
(300 K), q is the electron charge, γnD is the drain thermal
noise excess factor (2n/3 in SI and n/2 in WI), βnG is the gate
thermal noise excess factor (4/(15n) in SI and 1/(5n) in WI),
cg is the correlation coefficient (0.4 in SI and 0.6 in SI), IlS
is the gate to source and IlD the gate to drain leakage current
[9].
III. NOISE ANALYSIS
A. Description of the analysis
As mentioned in Section II-A, the linear time-invariant
analysis consists in computing the transfer functions of each
noise current source to the output and then to convert it
from voltage noise to phase noise. The last step takes into
account that only half on the total noise power is carried by
PM components and contributes to phase noise, since AM
components are rejected by the oscillator itself.
Fig. 2 shows the small-signal equivalent circuit of the system.
To reduce the complexity of the analysis with respect to the
complete transistor small-signal model, source and drain access
resistances have been excluded, since they are generally so
small that the poles associated to them are placed beyond the
transistor transit frequency, where this model is not anymore
valid. The gate-bulk capacitance CGB has been neglected as
well, since it is the smallest among the parasitic capacitances
as resulting from device simulations and/or measurements. In
the end, the analyzed noise sources are drain noise current,
induced gate noise and their correlation, gate and substrate
resistance noise current, source and drain leakage noise current.
Being a small signal analysis, a small differential oscillation
amplitude Adiff (a few UT) is assumed in order to get valid
results. Moreover, this assumption allows to consider the source
node VS as a virtual ground.
The first step of the analysis is to apply the KCL to the
6 nodes in the circuit for each noise current, yielding the
equivalent differential output noise voltage of the cross-coupled
pair Vnc = Vo2 − Vo1 as a function of the given noise source
Ini. The second step is to compute the PSD of Vnc, i.e. SVnc =
V ∗nc · Vnc = |HIni |2SIni , where HIni is the transfer function
from Ini to Vnc. Then, including the noise coming from the
inductor losses, SVnL = 4 k T r, the total noise voltage PSD
Vn is derived as SVn ' [ω0/(2∆ω)]2 (SVnL + SVnc). In the
end, the previous result is used to obtain the phase noise in
dBc/Hz, L(∆ω) = 10 log10(SVn /A2).
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Fig. 2. Cross-coupled pair small signal model with noise sources
B. Analytical expressions
The list of SVnc of each noise source follows
InD : 4kTγnDGm ab/c, (7)
InRG : 4kTRG
[
G2m + (2CGD + CGS)
2
ω2
]
a/c, (8)
InRB : 4kTRB
[
G2m (n− 1)2 + C2DBω2
]
b/c, (9)
InG : 4kT
(
βnGC
2
GSω
2/Gm
) [
(1 +GmRG)
2
+ C2GDR
2
Gω
2
]
a/c,
(10)
I∗nDInG : −4kTcgRGCGSω
√
γnDβnG ad/c, (11)
InlS : 2qIlS
[
1 + (2 +GmRG)
(
GmRG + C
2
GDR
2
Gω
2
)]
a/c,
(12)
InlD : 2qIlD (2 +GmRG)
(
2 +GmRG + C
2
GSR
2
Gω
2
)
a/c,
(13)
where
a = 1 + (CDB + CBS)
2
R2Bω
2, (14)
b = 1 + (CGD + CGS)
2
R2Gω
2, (15)
c = (Gds −Gm)2 + (CDB + 4CGD + CGS + 2Ctank)2 ω2,
(16)
d = [CGD + (CGD + CGS) (1 +GmRG)]ω. (17)
C. Numerical results and comparisons
In order to validate the PSDs shown in Section III-B, the
Class-B oscillator has been simulated in ADS and the same
parameters have been used to get numerical results from the
previous analytical expressions. Two different commercial
bulk CMOS technologies have been investigated, namely a
40 nm [1] and a 28 nm. The simulations have been carried out
keeping the parameters shown in Table I constant, where rL =
2pif0Ltank/QL and Ctot = 1/[(2pif0)2Ltank
(
1 + 1/Q2L
)
].
The Inversion Coefficient methodology has been employed in
order to validate the results across all the regions of operation
of the cross-coupled pair, as described in [9]. Three value
of IC have been chosen, i.e. 0.1, 1 and 10, representing
Weak, Moderate and Strong Inversion. As pointed out in
Section III-B, the bias current Ib has been chosen such that
Adiff = 100 mV for each value of IC and the transistors
have been sized accordingly, W /L = Ib/
(
2 IC Ispec
)
. The
parasitic capacitances, Gm and Gds have been extracted from
the Y-parameters of the transistors, obtained with a separate
S-parameter simulation, as described in [1]. Moreover, the
leakage currents IlS and IlD have been evaluated using the DC
current through the transistors gate. In the end, RG and RB
have been estimated from the measurements reported in [1],
[2], [11]. As a consequence, they have been removed from the
compact model of the transistors.
TABLE I
DESCRIPTION OF SIMULATION PARAMETERS
Tech Ispec n f0 Ltank QL rL Ctot
40 nm 650 nA 1.48 1 GHz 8 nH 10 5 Ω 3.13 pF
28 nm 850 nA 1.46 1 GHz 8 nH 10 5 Ω 3.13 pF
A Harmonic Balance simulation has been carried out for
verifying the oscillator functionality and the phase noise
extraction has been run on top of it. In order to carry out
a fair comparison between analytical and simulated results,
explicit noise sources have been introduced in the schematic.
This strategy allows to have direct control on the PSDs of such
noise sources. Therefore, in addition to RG and RB and their
noise, the drain noise current, the induced gate noise current
and the gate leakage currents have been removed from the
compact model. As a consequence of the explained approach,
the correlation between InD and InG couldn’t be included and
verified.
Figs. 3 and 4 show the phase noise for each noise source
separately as LIni(∆ω) evaluated at ∆ω = 2pi · 1 MHz. The
unit of LIni(∆ω) is dBc/Hz, which means difference in dB
related to the carrier. For each noise source, analytical and
simulated results are reported, including the contribution of
both transistors. In general, the simulated values match the
analytical counterpart very well for both technologies, except
for the phase noise associated to RB. As shown by (9), this
contribution depends strongly on the subthreshold slope factor
n. This value has been extracted from measurements and it
is considered constant from WI to SI although it is actually
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Fig. 3. Phase noise single contributions for 40 nm CMOS technology.
bias dependent [9]. A first explanation for this mismatch is
that it is not possible to extract directly the value of n used in
BSIM6, where it is bias dependent. The strong dependence on
n has been verified with a simplified EKV transistor model
in which this parameter is defined externally: the phase noise
due to RB changes strongly with n as expected. In order to
have a good matching, n should be around 1.2 instead of the
values given in Table I. Another reason can be related to the
model used to describe the bulk resistance. A single resistance
placed between the intrinsic and the extrinsic bulk nodes may
not be suited for the purpose and a more complex model may
be necessary.
Fig. 5 shows the total phase noise including all contributions
as a function of IC . The match between the analytical and
simulated results is good across all the values of IC for both
technologies. The results coming from the analysis are in both
cases slightly underestimating the simulated results (typically
0.5 dB), but remain a very good guess. Moreover, the most
relevant contribution after the noise of the tank resistance and
the channel thermal noise is the one of the gate resistance,
whose value in SI is only 4-5 dB lower than the former ones
in both technologies. The reason is that the gate resistance per
unit finger has increased dramatically with respect to older
technologies [1] [2] . In addition to that, this value increases
even further for finger width below 1 µm. For these reasons,
a large number of fingers with 2 µm or more per finger is
recommended in order to minimize this contribution.
IV. CONCLUSION
The goal of this work is to understand to which extent an
analytical small-signal approach can be suitable to analyze
phase noise in class-B LC oscillators. For this, an extended
small-signal model of the transistors has been used including
all the noise sources, in order to derive the transfer function
of each of them and to calculate their contribution to the total
phase noise. The analytical expressions have been simplified
and compared with the simulated results obtained from a LC
oscillator with a 40 nm and a 28 nm CMOS technology.
This linear analysis is capable of predicting the 1/(∆ω)2
phase noise contributions with good accuracy throughout all
values of IC . The only noise source which shows a consistent
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Fig. 4. Phase noise single contributions for 28 nm CMOS technology.
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Fig. 5. Total phase noise vs. IC
discrepancy between the two results is the one associated to RB.
One possible cause is that the bulk resistance is not modeled
accurately enough with a single resistance for this purpose and
therefore requires further investigations.
REFERENCES
[1] M. A. Chalkiadaki and C. C. Enz, “RF Small-Signal and Noise Modeling
Including Parameter Extraction of Nanoscale MOSFET From Weak to
Strong Inversion,” IEEE TMTT, vol. 63, no. 7, pp. 2173–2184, July 2015.
[2] B. Dormieu et al., “Revisited RF Compact Model of Gate Resistance
Suitable for High-K/Metal Gate Technology,” IEEE TED, vol. 60, no. 1,
pp. 13–19, Jan 2013.
[3] L. Fanori and P. Andreani, “Highly Efficient Class-C CMOS VCOs,
Including a Comparison With Class-B VCOs,” IEEE JSSC, vol. 48,
no. 7, pp. 1730–1740, 2013.
[4] F. Chicco et al., “Analysis of Power Consumption in LC Oscillators
based on the Inversion Coefficient,” Proc. of IEEE ISCAS, accepted
paper, 2017.
[5] D. B. Leeson, “A simple model of feedback oscillator noise spectrum,”
Proc. of the IEEE, vol. 54, no. 2, pp. 329–330, Feb 1966.
[6] B. Razavi, “A study of phase noise in CMOS oscillators,” IEEE JSSC,
vol. 31, no. 3, pp. 331–343, Mar 1996.
[7] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical
oscillators,” IEEE JSSC, vol. 33, no. 2, pp. 179–194, Feb 1998.
[8] Y. Cheng et al., “MOSFET modeling for RF IC design,” IEEE TED,
vol. 52, no. 7, pp. 1286–1303, July 2005.
[9] C. C. Enz and E. A. Vittoz, Charge-Based MOS Transistor Modeling:
The EKV model for low-power and RF IC design. John Wiley & Sons,
Ltd, 2006.
[10] A. Van Der Ziel, Noise in Solid State Devices and Circuits. John Wiley
& Sons, Ltd, 1986.
[11] B. Dormieu et al., “4-Port isolated MOS modeling and extraction for
mmW applications,” Proc. IEEE ESSDERC, pp. 54–57, Sept 2012.
